

ISSUE CLASSIFICATION	
Class	Subclass

PATENT NUMBER

**U.S. UTILITY Patent Application**

O.I.P.E. SCANNED Q.A.	PATENT DATE
-----------------------------	-------------

APPLICATION NO. 09/883210	CONT/PRIOR F	CLASS 257	SUBCLASS 750	ART UNIT 2811 2815	EXAMINER Nouman
------------------------------	-----------------	--------------	-----------------	--------------------------	--------------------

## APPLICANTS

Hiroyuki Nitta  
Yoshiaki Fukuzumi  
Yusuke Kohyama

**TITLE**

Semiconductor device having a wiring layer of damascene structure and method for manufacturing the same

PTO-2040  
12/99

**ISSUING CLASSIFICATION**

[illegible]

<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>	<b>DRAWINGS</b>		<b>CLAIMS ALLOWED</b>	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner)		<b>NOTICE OF ALLOWANCE MAILED</b>  _____	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____  _____  _____	_____ (Primary Examiner)		<b>ISSUE FEE</b> Amount Due _____ Date Paid _____	
	_____ (Legal Instruments Examiner)		<b>ISSUE BATCH NUMBER</b>  _____	
<b>WARNING:</b> The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

Form **PTO-436A**  
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF); ☐ FICHE ☐ CD-ROM  
(Attached in pocket on right inside flap)

**Best Available Copy**

(FACE)